

March 1997

Programmable Universal Asynchronous Receiver/Transmitter (UART)

Features

- Two Operating Modes
 - Mode 0 Functionally Compatible with Industry Types Such as the TR1602A and CDP6402
 - Mode 1 Interfaces Directly with CDP1800-Series Microprocessors without Additional Components
- Full or Half Duplex Operation
- Parity, Framing and Overrun Error Detection
- Baud Rate
 - DC to 200K Bits/s at V_{DD}..... 5V
 - DC to 400K Bits/s at V_{DD}.....10V
- Fully Programmable with Externally Selectable Word Length (5-8 Bits), Parity Inhibit, Even/Odd Parity, and 1, 1-1/2, or 2 Stop Bits
- False Start Bit Detection

Ordering Information


PACKAGE	TEMP. RANGE	5V/200K BAUD	10V/400K BAUD	PKG. NO.
PDIP	-40°C to +85°C	CDP1854ACE	CDP1854AE	E40.6
Burn-In		CDP1854ACEX	CDP1854AEX	E40.6
PLCC	-40°C to +85°C	CDP1854ACQ	CDP1854AQ	N44.65
SBDIP	-40°C to +85°C	CDP1854ACD	CDP1854AD	D40.6
Burn-In		CDP1854ACDX	-	D40.6

Description


The CDP1854A and CDP1854AC are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data. For example, these UARTs can be used to interface between a peripheral or terminal with serial I/O ports and the 8-bit CDP1800-series microprocessor parallel data bus system. The CDP1854A is capable of full duplex operation, i.e., simultaneous conversion of serial input data to parallel output data and parallel input data to serial output data.

The CDP1854A UART can be programmed to operate in one of two modes by using the mode control input. When the input is high (MODE = 1), the CDP1854A is directly compatible with the CDP1800-series microprocessor system without additional interface circuitry. When the mode input is low (MODE = 0), the device is functionally compatible with industry standard UART's such as the TR1602A and CDP6402. It is also pin compatible with these types, except that pin 2 is used for the mode control input.

The CDP1854A and the CDP1854AC are functionally identical. The CDP1854A has a recommended operating voltage range of 4V to 10.5V, and the CDP1854AC has a recommended operating voltage range of 4V to 6.5V.



Block Diagram



NOTE: 1. User Interconnect

FIGURE 1. MODE 1 BLOCK DIAGRAM (CDP1800-SERIES MICROPROCESSOR COMPATIBLE)

Absolute Maximum Ratings

Thermal Information

DC Supply-Voltage Range, (V_{DD}) (Voltages Referenced to V_{SS} Terminal) CDP1854A	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Package Type E and Q	NOTE: Printed circuit board mount: 57mm x 57mm minimum area x 1.6mm thick G10 epoxy glass, or equivalent.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Static Electrical Specifications at $T_A = -40^{\circ}C$ to +85°C, Unless Otherwise Noted

		CON	DITION	s			LIN	IITS			
						CDP1854A			CDP1854AC	•	
PARAMETER		V _O (V)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	МАХ	MIN	(NOTE 1) TYP	MAX	UNITS
Quiescent Device Current	I _{DD}	-	0, 5	5	-	0.01	50	-	0.02	200	μΑ
Current		-	0, 10	10	-	1	200	-	-	-	μA
Output Low Drive (Sink) Current	I _{OL}	0.4	0, 5	5	1	2	-	1	2	-	mA
(Except pins 24 and 25)		0.5	0, 10	10	2	4	-	-	-	-	mA
Output High Drive (Source) Current	I _{OH}	4.6	0, 5	5	-0.55	-1.1	-	-0.55	-1.1	-	mA
(Source) Current		9.5	0, 10	10	-1.3	-2.6	-	-	-	-	mA
Output Low Drive (Sink) Current	I _{OL}	0.4	0, 5	5	1.6	3.5	-	1.6	3.5	-	mA
(Pins 24 and 25)		0.5	0, 10	10	3.2	7	-	-	-	-	mA
Output Voltage Low-Level (Note 2)	V _{OL}	-	0, 5	5	-	0	0.1	-	0	0.1	V
		-	0, 10	10	-	0	0.1	-	-	-	V
Output Voltage High-Level (Note 2)	V _{OH}	-	0, 5	5	4.9	5	-	4.9	5	-	V
		-	0, 10	10	9.9	10	-	-	-	-	V
Input Low Voltage	V _{IL}	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	V
		0.5, 9.5	-	10	-	-	3	-	-	-	V
Input High Voltage	VIH	0.5, 4.5	-	5	3.5	-	-	3.5	-	-	V
		0.5, 9.5	-	10	7	-	-	-	-	-	V
Input Current	I _{IN}	-	0, 5	5	-	-	±1	-	-	±1	μΑ
		-	0, 10	10	-	-	±2	-	-	-	μA

Static Electrical Specifications	at $T_A = -40^{\circ}$ C to +85°C, Unless Otherwise Noted	(Continued)
----------------------------------	---	-------------

		CON	DITION	S		LIMITS						
						CDP1854A			CDP1854A0	;		
PARAMETER	र	V _O (V)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	МАХ	MIN	(NOTE 1) TYP	МАХ	UNITS	
Three-State Output Leakage Current	IOUT	0, 5	0, 5	5	-	-	±1	-	-	±1	μA	
Leakage Current		0, 10	0, 10	10	-	-	±10	-	-	-	μA	
Operating Current (Note 3)	I _{DD1}	-	0, 5	5	-	1.5	-	-	1.5	-	mA	
(1008 3)		-	0, 10	10	-	6	-	-	-	-	mA	
Input Capacitance	C _{IN}	-	-	-	-	5	7.5	-	5	7.5	pF	
Output Capacitance	C _{OUT}	-	-	-	-	10	15	-	10	15	pF	

NOTES:

1. Typical values are for $T_A = 25^{\circ}C$.

2. $I_{OL} = I_{OH} = 1 \mu A$.

3. Operating current is measured at 200kHz or V_{DD} = 5V and 400kHz for V_{DD} = 10V in a CDP1800-series microprocessor system, with open outputs.

Operating Conditions At T_A = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CONDITIONS					
	Vaa	CDP1	854A	CDP1	854AC	
PARAMETER	V _{DD} (V)	MIN	МАХ	MIN	МАХ	UNITS
DC Operating Voltage Range	-	4	10.5	4	6.5	V
Input Voltage Range	-	V _{SS}	V _{DD}	V _{SS}	V _{DD}	V
Baud Rate (Receive or Transmit)	5	-	200	-	200	K bits/s
	10	-	400	-	-	K bits/s

Functional Definitions for CDP1854A Terminals Mode 1 CDP1800-Series Microprocessor Compatible

SIGNAL: FUNCTION

V_{DD}:

Positive supply voltage.

MODE SELECT (MODE):

A high-level voltage at this input selects CDP1800-series microprocessor Mode operation.

V_{SS}:

Ground

CHIP SELECT 2 (CS2):

A low-level voltage at this input together with CS1 and CS3 selects the CDP1854A UART.

RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).

INTERRUPT (INT):

A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table 1.

FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.

PARITY ERROR or OVERRUN ERROR (PE/OE):

A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment, Table 2).

REGISTER SELECT (RSEL):

This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low input) according to the truth table in Table 3.

RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

TPB:

A positive input pulse used as a data load or reset strobe.

DATA AVAILABLE (DA):

A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

SERIAL DATA IN (SDI):

Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.

CLEAR (CLEAR):

A low-level voltage at this input resets the Interrupt Flip-Flop, Receiver Holding Register, Control Register, and Status Register, and sets SERIAL DATA OUT (SDO) high.

TRANSMITTER HOLDING REGISTER EMPTY (THRE):

A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

CHIP SELECT 1 (CS1):

A high-level voltage at this input together with $\overline{\text{CS2}}$ and CS3 selects the UART.

REQUEST TO SEND (RTS):

This output signal tells the peripheral to get ready to receive data. $\overline{\text{CLEAR TO SEND}}$ ($\overline{\text{CTS}}$) is the response from the peripheral. $\overline{\text{RTS}}$ is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.

SERAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register [start bit, data bits, parity bit, and stop bit(s)] are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data input. These may be externally connected to corresponding Receiver bus terminals.

RD/WR:

A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.

CHIP SELECT 3 (CS3):

With high-level voltage at this input together with CS1 and $\overline{CS2}$ selects the UART.

PERIPHERAL STATUS INTERRUPT (PSI):

A high-to-low transition on this input line sets a bit in the Status Register and causes an $\overline{\text{INTERRUPT}}$ ($\overline{\text{INT}}$ = low).

EXTERNAL STATUS (ES):

A low-level voltage at this input sets a bit in the Status Register.

CLEAR TO SEND (CTS):

When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

(NOTE 1) SET (INT = LOW)	RESET (INT =	- HIGH)
CAUSE	CONDITION	TIME
DA (Receipt of Data)	Read of Data	TPB Leading Edge
THRE (Note 2) (Ability to Reload)	Read of Status or Write of Character	TPB Leading Edge
THRE • TSRE (Transmitter Done)	Read of Status or Write of Character	TPB Leading Edge
PSI (Negative Edge)	Read of Status	TPB Trailing Edge
CTS (Positive Edge when THRE • TSRE)	Read of Status	TPB Leading Edge

TABLE 1. INTERRUPT SET AND RESET CONDITIONS

NOTES:

1. Interrupts will occur only after the IE bit in the Control Register (see Table 4) has been set.

2. THRE will cause an interrupt only after the TR bit in the Control Register (see Table 4) has been set.

TABLE 2. STATUS REGISTER BIT ASSIGNMENT

BIT	7	6	5	4	3	2	1	0
SIGNAL	THRE	TSRE	PSI	ES	FE	PE	OE	DA
ALSO AVAILABLE AT TERMINAL † Polarity reversed at output terminal.	22†	-	-	-	14	15	15	19†
BIT SIGNAL: FUNCTION								•
0 DATA AVAILABLE (DA): When so Holding Register. This signal is a	•					ed and trar	nsferred to th	ne Receive
1 OVERRUN ERROR (OE): When transferred to the Receiver Holdin	0					eset before	the next cha	aracter wa
2 PARITY ERROR (PE): When set PARITY ENABLE (EPE) control.	This bit is update							
OR'ed with OE is output at Term.	15.							
OR'ed with OE is output at Term. 3 FRAMING ERROR (FE): When a parity bit (if programmed) is not a Register. This signal is also available	set high, this bit high-level voltage	ge. This bit i				• •	,	0
3 FRAMING ERROR (FE): When parity bit (if programmed) is not a	set high, this bit high-level voltag able at Term. 14.	ge. This bit i	s updated e	ach time a c		• •	,	0
3 FRAMING ERROR (FE): When parity bit (if programmed) is not a Register. This signal is also avail	set high, this bit high-level voltag able at Term. 14. bit is set high by JPT (PSI): This I	ge. This bit i a low-level i pit is set high	s updated e nput at Term	ach time a c n. 38 (ES).	haracter is	ransferred	to the Recei	ver Holding
 FRAMING ERROR (FE): When a parity bit (if programmed) is not a Register. This signal is also availated EXTERNAL STATUS (ES): This PERIPHERAL STATUS INTERRUME 	set high, this bit high-level voltag able at Term. 14. bit is set high by JPT (PSI): This I d (INT = Iow) whe R EMPTY (TSR	ge. This bit i a low-level i bit is set high en this bit is E): When so	s updated e nput at Term n by a high-to set. et high, this b	ach time a c n. 38 (ES). o-low voltag pit indicates	that the Trar	of Term. 37 (to the Recei (PSI). The IN	ver Holdin ITERRUP

Description of Mode 1 Operation CDP1800-Series Microprocessor Compatible (Mode Input = V_{DD})

Initialization and Controls

In the CDP1800-series microprocessor compatible mode, the CDP1854A is configured to receive commands and send status via the microprocessor data bus. The register connected to the transmitter bus or the receiver bus is determined by the RD/WR and RSEL inputs as follows:

TABLE 3.	REGISTER SELECTION SUMMARY

RSEL	RD/WR	FUNCTION
Low	Low	Load Transmitter Holding Register from Transmitter Bus
Low	High	Read Receiver Holding Register from Receiver Bus
High	Low	Load Control Register from Transmitter Bus
High	High	Read Status Register from Receiver Bus

In this mode the CDP1854A is compatible with a bidirectional bus system. The receiver and transmitter buses are connected to the bus. CDP1800-series microprocessor I/O control output signals can be connected directly to the CDP1854A inputs as shown in Figure 2. The CLEAR input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting SERIAL DATA OUT (SDO) high. The Control Register is loaded from the Transmitter Bus in order to determine the operating configuration for the UART. Data is transferred from the Transmitter Bus inputs to the Control Register during TPB when the UART is selected (CS1• CS2 • CS3 = 1) and the Control Register is designated (RSEL = H, RD/WR = L). The CDP1854A also has a Status Register which can be read onto the Receiver Bus (R BUS 0 - R BUS 7) in order to determine the status of the UART. Some of these status bits are also available at separate terminals as indicated in Table 2.

Transmitter Operation

Before beginning to transmit, the TRANSMIT REQUEST (TR) bit in the Control Register (see bit assignment, Table 4) is set. Loading the Control Register with TR = 1 (bit 7 = high) inhibits changing the other control bits. Therefore two loads are required: one to format the UART, the second to set TR. When TR has been set, a TRANSMITTER HOLDING REG-ISTER EMPTY (THRE) interrupt will occur, signalling the microprocessor that the Transmitter Holding Register is empty and may be loaded. Setting TR also causes assertion of a low-level on the REQUEST TO SEND (RTS) output to the peripheral. It is not necessary to set TR for proper operation for the UART. If desired, it can be used to enable THRE interrupts and to generate the RTS signal. The Transmitter Holding Register is loaded from the bus by TPB during execution of an output instruction. The CDP1854A is selected by CS1 • $\overline{CS2}$ • CS3 = 1, and the Holding Register is selected by RSEL = L and RD/WR = L. When the $\overline{\text{CLEAR}}$ TO SEND (CTS) input, which can be connected to a peripheral device output, goes low, the Transmitter Shift Register

will be loaded from the Transmitter Holding Register and data transmission will begin. If CTS is always low, the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least 1/2 clock period after the trailing edge of TPB and transmission of a start bit will occur 1/2 clock period later (see Figure 3). Parity (if programmed) and stop bit(s) will be transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded from the Transmitter Holding Register, the THRE signal will go low and an interrupt will occur (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register for transmission with its start bit immediately following the last stop bit of the previous character. This cycle can be repeated until the last character is transmitted, at which time a final THRE • TSRE interrupt will occur. This interrupt signals the microprocessor that TR can be turned off. This is done by reloading the original control byte in the Control Register with the TR bit 0, thus terminating the REQUEST TO SEND (RTS) signal.

SERIAL DATA OUT (SDO) can be held low by setting the BREAK bit in the Control Register (see Table 4). SDO is held low until the BREAK bit is reset.




FIGURE 2. RECOMMENDED CDP1800-SERIES CONNECTION, MODE 1 (NON-INTERRUPT DRIVEN SYSTEM)

Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed) and stop bit(s) are shifted into the Receiver Shift Register by clock pulse 7-1/2 in each bit time. The parity bit (if programmed) is checked and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) status bit is set. One half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) status bits become valid for the character in the Receiver Holding Register. At this time, the Data Available status bit is also set and the DATA AVAILABLE (DA) and INTERRUPT (INT) outputs go low, signalling the microprocessor that a received character is ready. The microprocessor responds by executing an input instruction. The UART's three-state bus drivers are enabled when the UART is selected (CS1 • $\overline{CS2}$ • CS3 = 1) and RD/WR = high. Status can be read when RSEL = high. Data is read when RSEL = low. When reading data, TPB latches data in

the microprocessor and resets DATA AVAILABLE (DA) in the UART. The preceding sequence is repeated for each serial character which is received from the peripheral.

Peripheral Interface

In addition to serial data in and out, four signals are provided for communication with a peripheral. The REQUEST TO SEND (RTS) output signal alerts the peripheral to get ready to receive data. The CLEAR TO SEND (CTS) input signal is the response, signalling that the peripheral is ready. The EXTERNAL STATUS (ES) input latches a peripheral status level, and the PERIPHERAL STATUS INTERRUPT (PSI) input senses a status edge (high-to-low) and also generates an interrupt. For example, the modem DATA CARRIER DETECT line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The PSI and ES bits are stored in the Status Register (see Table 2).

TABLE 4. CONTROL REGISTER BIT ASSIGNMENT

BIT			7	6	5	4	3	2	1	0
SIGI	NAL		TR	BREAK	IE	WLS2	WLS1	SBS	EPE	PI
BIT	SIGNAL: FUNCTION									
0	PARITY INHIBIT (PI): inhibited the stop bit(s								is held low.	lf parity i
1	EVEN PARITY ENABL odd parity is selected.	_E (EPE): Whe	en set high, e	ven parity is	generated	by the trans	mitter and c	checked by t	he receiver.	When lov
2	STOP BIT SELECT (S	BS): See table	e below.							
3	WORD LENGTH SEL	ECT 1 (WLS1):	See table b	elow.						
4	WORD LENGTH SEL	ECT 2 (WLS2):	See table b	elow.						
5	INTERRUPT ENABLE Table 1).	(IE): When set	t high THRE,	DA, THRE •	TSRE, CT	S, and PSI ii	nterrupts are	e enabled (se	ee Interrupt	Conditions
6	TRANSMIT BREAK (E									
	,	is reset low and not be valid sin ting a word con Γ (TR): When s	d one of the f ce there can sisting of all a set high, RTS	following occ be no start zeros).	urs: CLEA bit if SDO nd data tra	R goes low; is already le	CTS goes I ow. SDO ca	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con Γ (TR): When s	d one of the f ce there can sisting of all a set high, RTS	following occ be no start zeros).	urs: CLEA bit if SDO nd data tra	R goes low; is already le	CTS goes I ow. SDO ca h the transn ing of other	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con Γ (TR): When s ng the Control F BIT 4	d one of the f ce there can sisting of all : set high, RTS Register from BIT 3	be no start zeros). is set low and the bus, this BIT 2	urs: CLEA bit if SDO nd data tra (TR) bit in	R goes low; is already long nsfer throug hibits chang	CTS goes I bow. SDO ca h the transn ing of other TION	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con T (TR): When s ng the Control F BIT 4 WLS2	d one of the f ce there can sisting of all : set high, RTS Register from BIT 3 WLS1	iollowing occi be no start zeros). is set low ar the bus, this BIT 2 SBS	urs: CLEA bit if SDO nd data tran (TR) bit in 5 data b	R goes low; is already low nsfer throug hibits chang FUNC	CTS goes I ow. SDO ca h the transn ing of other TION	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con T (TR): When s ng the Control F BIT 4 WLS2 0	d one of the fice there can sisting of all a set high, RTS Register from BIT 3 WLS1	be no start zeros). is set low and the bus, this BIT 2 SBS 0	urs: CLEA bit if SDO nd data trai (TR) bit in 5 data b 5 data b	R goes low; is already lo nsfer throug hibits chang FUNC its, 1 stop b	CTS goes I bow. SDO ca h the transm ing of other TION it bits	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con T (TR): When s ng the Control F BIT 4 WLS2 0 0	d one of the f ce there can sisting of all : set high, RTS Register from BIT 3 WLS1 0 0	be no start zeros). is set low and the bus, this BIT 2 SBS 0 1	urs: CLEA bit if SDO nd data tran (TR) bit in 5 data b 5 data b 6 data b	R goes low; is already k nsfer throug hibits chang FUNC its, 1 stop b its, 1.5 stop	CTS goes I bow. SDO ca h the transming of other TION it bits	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con T (TR): When s ng the Control F BIT 4 WLS2 0 0 0	d one of the f ce there can sisting of all : set high, RTS Register from BIT 3 WLS1 0 0 1	iollowing occi be no start zeros). 5 is set low ar the bus, this BIT 2 SBS 0 1 1 0	urs: CLEA bit if SDO nd data trai (TR) bit in 5 data b 5 data b 6 data b 6 data b	R goes low; is already k nsfer throug hibits chang FUNC its, 1 stop b its, 1 stop b	CTS goes I bow. SDO ca h the transm ing of other TION it bits it it	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con T (TR): When s ng the Control F BIT 4 WLS2 0 0 0 0 0	d one of the f ce there can sisting of all : set high, RTS Register from BIT 3 WLS1 0 0 1 1	be no start zeros). is set low and the bus, this BIT 2 SBS 0 1 0 1 0 1	urs: CLEA bit if SDO nd data tran (TR) bit in 5 data b 5 data b 6 data b 7 data b	R goes low; is already k nsfer throug hibits chang FUNC its, 1 stop b its, 1.5 stop its, 1 stop b its, 2 stop b	CTS goes I bw. SDO ca h the transn ing of other TION it bits it its	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat
	TRANSMIT BREAK (E low until the break bit transmitted word will r transitions by transmitt TRANSMIT REQUES	is reset low and not be valid sin ting a word con T (TR): When s ng the Control F BIT 4 WLS2 0 0 0 0 0 1	d one of the f ce there can sisting of all : set high, RTS Register from BIT 3 WLS1 0 0 1 1 1 0	iollowing occi be no start zeros). is set low ar the bus, this BIT 2 SBS 0 1 1 0 1 0	urs: CLEA bit if SDO nd data tran (TR) bit in 5 data b 5 data b 6 data b 6 data b 7 data b 7 data b	R goes low; is already k hibits chang FUNC its, 1 stop b its, 1 stop b its, 2 stop b its, 1 stop b	CTS goes I bow. SDO ca h the transm ing of other TION it bits it it its it its	nigh; or a wo n be set hig nitter is initia	brd is transn h without in ted by the ir	nitted. (Th Itermediat


Dynamic Electrical Specifications $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{DD} \pm 5\%$, t_R , $t_F = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, (See Figure 3)

				LIM	IITS		
			CDP1	1854A	CDP1	854AC	
PARAMETER		V _{DD} (V)	(NOTE 1) TYP	(NOTE 2) MAX	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
TRANSMITTER TIMING - MODE 1							
Minimum Clock Period	t _{CC}	5	250	310	250	310	ns
		10	125	155	-	-	ns
Minimum Pulse Width							
Clock Low Level	^t CL	5	100	125	100	125	ns
		10	75	100	-	-	ns
Clock High Level	tсн	5	100	125	100	125	ns
		10	75	100	-	-	ns
ТРВ	t _{TT}	5	100	150	100	150	ns
		10	50	75	-	-	ns
Minimum Setup Time							
TPB to Clock	t _{TC}	5	175	225	175	225	ns
		10	90	150	-	-	ns
Propagation Delay Time							
Clock to Data Start Bit	^t CD	5	300	450	300	450	ns
		10	150	225	-	-	ns
TPB to THRE	tттн	5	200	300	200	300	ns
		10	100	150	-	-	ns
Clock to THRE	tстн	5	200	300	200	300	ns
		10	100	150	-	-	ns

NOTES:

1. Typical values for $T_A = 25^{\circ}C$ and nominal voltages.

2. Maximum limits of minimum characteristics are the values above which all devices function.



NOTES:

- 1. The holding register is loaded on the trailing edge of TPB.
- The Transmitter Shift Register is loaded on the first high-to-low transition of the clock which occurs at least 1/2 clock period + t_{TC} after the trailing edge of TPB and transmission of a start bit occurs 1/2 clock period + t_{CD} later.
- 3. Write is the overlap of TPB, CS1, and CS3 = 1 and $\overline{CS3}$, RD/ \overline{WR} = 0.


FIGURE 3. TRANSMITTER TIMING DIAGRAM - MODE 1

Dynamic Electrical Specifications	$T_{A} = -40^{o}C \text{ to } +85^{o}C, V_{DD} \pm 5\%, t_{R}, t_{F} = 20 \text{ns}, V_{IH} = 0.7 \text{ V}_{DD}, V_{IL} = 0.3 \text{ V}_{DD}, C_{L} = 100 \text{pF},$
	(See Figure 4)

				LIM	IITS		
			CDP1854A		CDP1854AC		
PARAMETER		V _{DD} (V)	(NOTE 1) TYP	(NOTE 2) MAX	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
RECEIVER TIMING - MODE 1			-				
Minimum Clock Period	t _{CC}	5	250	310	250	310	ns
		10	125	155	-	-	ns
Minimum Pulse Width							
Clock Low Level	^t CL	5	100	125	100	125	ns
		10	75	100	-	-	ns
Clock High Level	^t CH	5	100	125	100	125	ns
		10	75	100	-	-	ns
ТРВ	ţт	5	100	150	100	150	ns
		10	50	75	-	-	ns
Minimum Setup Time							
Data Start Bit to Clock	t _{DC}	5	100	150	100	150	ns
		10	50	75	-	-	ns
Propagation Delay Time							
TPB to DATA AVAILABLE	t _{TDA}	5	220	325	220	325	ns
		10	110	175	-	-	ns
Clock to DATA AVAILABLE	^t CDA	5	220	325	220	325	ns
		10	110	175	-	-	ns
Clock to Overrun Error	^t COE	5	210	300	210	300	ns
		10	105	150	-	-	ns
Clock to Parity Error	t _{CPE}	5	240	375	240	375	ns
		10	120	175	-	-	ns
Clock to Framing Error	^t CFE	5	200	300	200	300	ns
		10	100	150	-	-	ns

NOTES:

1. Typical values for $T_A = 25^{\circ}C$ and nominal voltages.



NOTE:

1. Write is the overlap of TPB, CS1, CS3 = 1 and $\overline{CS2}$, RD/ \overline{WR} = 0.

FIGURE 5. MODE 1 CPU INTERFACE (WRITE) TIMING DIAGRAM

Dynamic Electrical Specifications $T_A = -40^{\circ}C$ to +85°C, $V_{DD} \pm 5\%$, t_R , $t_F = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, (See Figure 5)

		-		1.184	ITS		
			CDP1	1854A	CDP1	854AC	
PARAMETER		V _{DD} (V)	(NOTE 1) TYP	(NOTE 2) MAX	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
CPU INTERFACE - WRITE TIMING - M	IODE 1						
Minimum Pulse Width							
ТРВ	ttt	5	100	150	100	150	ns
		10	50	75	-	-	ns
Minimum Setup Time							
RSEL to Write	t _{RSW}	5	50	75	50	75	ns
		10	25	40	-	-	ns
Data to Write	t _{DW}	5	-30	0	-30	0	ns
		10	-15	0	-	-	ns
Minimum Hold Time							
RSEL after Write	^t WRS	5	50	75	50	75	ns
		10	25	40	-	-	ns
Data after Write	t _{WD}	5	75	125	75	125	ns
		10	40	60	-	-	ns

NOTES:

1. Typical values for $T_A = 25^{\circ}C$ and nominal voltages.


2. Maximum limits of minimum characteristics are the values above which all devices function.

Dynamic Electrical Specifications $T_A = -40^{\circ}C$ to +85°C, $V_{DD} \pm 5\%$, t_R , $t_F = 20$ ns, $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF, (See Figure 6)

					LIM	IITS				
				CDP1854A	P1854A			CDP1854AC		
PARAMETER		V _{DD} (V)	MIN	(NOTE 1) TYP	(NOTE 2) MAX	MIN	(NOTE 1) TYP	(NOTE 2) MAX	UNITS	
CPU INTERFACE - READ TIM	IING - MODE	1	_				_	_		
Minimum Pulse Width TPB	t _{TT}	5	-	100	150	-	100	150	ns	
		10	-	50	75	-	-	-	ns	
Minimum Setup Time RSEL to TPB	t _{RST}	5	-	50	75	-	50	75	ns	
		10	-	25	40	-	-	-	ns	
Minimum Hold Time RSEL after TPB	t _{TRS}	5	-	50	75	-	50	75	ns	
		10	-	25	40	-	-	-	ns	
Read to Data Access Time	^t RDDA	5	-	200	300	-	200	300	ns	
		10	-	100	150	-	-	-	ns	
Read to Data Valid Time	t _{RDV}	5	-	200	300	-	200	300	ns	
		10	-	100	150	-	-	-		
RESEL to Data Valid Time	t _{RSDV}	5	-	150	225	-	150	225	ns	
		10	-	75	125	-	-	-	ns	
Hold Time Data after Read	t _{RDH}	5	50	150	-	50	150	-	ns	
		10	25	75	-	-	-	-	ns	

NOTES:


1. Typical values for $T_A = 25^{\circ}C$ and nominal voltages.



NOTE:

1. Read is the overlap of CS1, CS3, RD/ \overline{WR} = 1 and $\overline{CS2}$ = 0.





Functional Definitions for CDP1854A Terminals Standard Mode 0

SIGNAL: FUNCTION

V_{DD}:

Positive supply voltage.

MODE SELECT (MODE):

A low-level voltage at this input selects Standard Mode 0 Operation.

V_{SS}:

Ground.

RECEIVER REGISTER DISCONNECT (RRD):

A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.

RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs.

PARITY ERROR (PE):

A high-level voltage at this output indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

OVERRUN ERROR (OE):

A high-level voltage at this output indicates that the DATA AVAILABLE (DA) flag was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

STATUS FLAG DISCONNECT (SFD):

A high-level voltage applied to this input disables the threestate output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.

RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

DATA AVAILABLE RESET (DAR):

A low-level voltage applied to this input resets the DA flip-flop.

DATA AVAILABLE (DA):

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

SERIAL DATA IN (SDI):

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received.

MASTER RESET (MR):

A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high.

TRANSMITTER HOLDING REGISTER EMPTY (THRE):

A high-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

TRANSMITTER HOLDING REGISTER LOAD (THRL):

A low-level voltage applied to this input enters the character on the bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.

TRANSMITTER SHIFT REGISTER EMPTY (TSRE):

A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.

SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s)) are serially shifted out on this output. When no character is being transmitted, a high-level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data inputs.

CONTROL REGISTER LOAD (CRL):

A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.

PARITY INHIBIT (PI):

A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission.

STOP BIT SELECT (SBS):

This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a lowlevel selects one stop bit. Selection of two stop bits with five data bits programmed selects 1.5 stop bits.




FIGURE 8. MODE 0 CONNECTION DIAGRAM

WORD LENGTH SELECT 2 (WLS2):

WORD LENGTH SELECT 1 (WLS1):

These two inputs select the character length (exclusive of parity) as follows:

WLS2	WLS1	WORD LENGTH
Low	Low	5 Bits
Low	High	6 Bits
High	Low	7 Bits
High	High	8 Bits

EVEN PARITY ENABLE (EPE):

A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

Description of Standard Mode 0 Operation (Mode Input = V_{SS})

Initialization and Controls

The MASTER RESET (MR) input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting the SERIAL DATA OUTPUT (SDO) signal high. Timing is generated from the clock inputs, Transmitter Clock (TCLOCK) and Receiver Clock (RCLOCK), at a frequency equal to 16 times the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, the TCLOCK and RCLOCK inputs may be connected together. The CONTROL REGISTER LOAD (CRL) input is pulsed to store the control inputs PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECT (SBS), and WORD LENGTH SELECTS (WLS1 and WLS2). These inputs may be hardwired to the proper voltage levels (V_{SS} or

 V_{DD}) instead of being dynamically set and CRL may be hardwired to V_{DD} . The CDP1854A is then ready for transmitter and/or receiver operation.

Transmitter Operation

For the transmitter timing diagram refer to Figure 10. At the beginning of a typical transmitting sequence the Transmitter Holding Register is empty (THRE is HIGH). A character is transferred from the transmitter bus to the Transmitter Holding Register by applying a low pulse to the TRANSMITTER HOLDING REGISTER LOAD (THRL) input causing THRE to go low. If the Transmitter Shift Register is empty (TSRE is HIGH) and the clock is low, on the next high-to-low transition of the clock the character is loaded into the Transmitter Shift Register preceded by a start bit. Serial data transmission begins 1/2 clock period later with a start bit and 5-8 data bits followed by the parity bit (if programmed) and stop bit(s). The THRE output signal goes high 1/2 clock period later on the high-to-low transition of the clock. When THRE goes high, another character can be loaded into the Transmitter Holding Register for transmission beginning with a start bit immediately following the last stop bit of the previous character. This process is repeated until all characters have been transmitted. When transmission is complete, THRE and Transmitter Shift Register Empty (TSRE) will both be high. The format of serial data is shown in Figure 12. Duration of each serial output data bit is determined by the transmitter clock frequency (^TCLOCK) and will be 16/f CLOCK.

Receiver Operation


The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After the detection of a high-to-low transition on the SD line, a divide-by-16 counter is enabled and a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed), and stop bit(s) are shifted into the Receiver Shift Register at clock pulse 7-1/2 in each bit time. If programmed, the parity bit is checked, and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output voltage level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) signal is raised. One-half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The threestate output drivers for DA, OE, PE and FE are enabled when STATUS FLAG DISCONNECT (SFD) is low. When RECEIVER REGISTER DISCONNECT (RRD) goes low, the receiver bus three-state output drivers are enabled and data is available at the RECEIVER BUS (R BUS 0 - R BUS 7) outputs. Applying a negative pulse to the DATA AVAILABLE RESET (DAR) resets DA. The preceding sequence of operation is repeated for each serial character received. A receiver timing diagram is shown in Figure 11.

$\begin{array}{l} \textbf{Dynamic Electrical Specifications} \quad T_{A}=-40^{o}\text{C to }+85^{o}\text{C}, \ V_{DD}\pm5\%, \ t_{R}, \ t_{F}=20\text{ns}, \ V_{IH}=0.7 \ V_{DD}, \ V_{IL}=0.3 \ V_{DD}, \ C_{L}=100\text{pF}, \ (See \ Figure 9) \end{array}$

		V _{DD} (V)	CDP1	1854A	CDP1		
PARAMETER			(NOTE 1) TYP	(NOTE 2) MAX	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
INTERFACE TIMING - MODE 0							
Minimum Pulse Width							
CRL	^t CRL	5	100	150	100	150	ns
		10	50	75	-	-	ns
MR	t _{MR}	5	200	400	200	400	ns
	ſ	10	100	200	-	-	ns
Minimum Setup Time Control Word to CRL	tcwc	5	40	80	40	80	ns
	ſ	10	20	50	-	-	ns
Minimum Hold Time Control Word after CRL	tccw	5	100	150	100	150	ns
	f	10	50	75	-	-	ns
Propagation Delay Time SFD High to SOD	^t SFDH	5	200	300	200	300	ns
	ſ	10	100	150	-	-	ns
SFD Low to SOD	tSFDL	5	75	120	75	120	ns
	ſ	10	40	60	-	-	ns
RRD High to Receiver Register	t _{RRDH}	5	200	300	200	300	ns
High Impedance	f	10	100	150	-	-	ns
RRD Low to Receiver Register Active	t _{RRDL}	5	100	150	100	150	ns
	F	10	50	75	-	-	ns

NOTES:

1. Typical values for $T_A = 25^{\circ}C$ and nominal voltages.



		V _{DD} (V)	CDP1	854A	CDP1		
PARAMETER			(NOTE 1) TYP	(NOTE 2) MAX	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
TRANSMITTER TIMING - MODE 0	•						
Minimum Clock Period	t _{CC}	5	250	310	250	310	ns
	ſ	10	125	155	-	-	ns
Minimum Pulse Width							
Clock Low Level	^t CL	5	100	125	100	125	ns
		10	75	100	-	-	ns
Clock High Level	^t CH	5	100	125	100	125	ns
	Γ	10	75	100	-	-	ns
THRL	tтнтн	5	100	150	100	150	ns
	Γ	10	50	75	-	-	ns
Minimum Setup Time							
THRL to Clock	tтнс	5	175	275	175	275	ns
		10	90	150	-	-	ns
Data to THRL	t _{DT}	5	20	50	20	50	ns
	Γ	10	0	40	-	-	ns
Minimum Hold Time							
Data after THRL	tтр	5	80	120	80	120	ns
		10	40	60	-	-	ns
Propagation Delay Time		F		15-			
Clock to Data Start Bit	^t CD	5	300	450	300	450	ns
		10	150	225	-	-	ns
Clock to THRE	^t СТ	5	200	300	200	300	ns
		10	100	150	-	-	ns
THRL to THRE	^t TTHR	5	200	300	200	300	ns
		10	100	150	-	-	ns
Clock to TSRE	ttts	5	200	300	200	300	ns
	Γ	10	100	150	-	-	ns

NOTES:

1. Typical values for T_{A} = $25^{o}C$ and nominal voltages.

			IITS				
		V _{DD} (V)	CDP1	1854A	CDP1		
PARAMETER			(NOTE 1) TYP	(NOTE 2) MAX	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
RECEIVER TIMING - MODE 0	Ļ		8	1		! !	
Minimum Clock Period	tcc	5	250	310	250	310	ns
		10	125	155	-	-	ns
Minimum Pulse Width							
Clock Low Level	t _{CL}	5	100	125	100	125	ns
		10	75	100	-	-	ns
Clock High Level	tСН	5	100	125	100	125	ns
	ľ	10	75	100	-	-	ns
DATA AVAILABLE RESET	t _{DD}	5	50	75	50	75	ns
		10	25	40	-	-	ns
Minimum Setup Time							
Data Start Bit to Clock	^t DC	5	100	150	100	150	ns
		10	50	75	-	-	ns
Propagation Delay Time							
DATA AVAILABLE RESET to Data Available	^t DDA	5	150	225	150	225	ns
		10	75	125	-	-	ns
Clock to Data Valid	t _{CDV}	5	225	325	225	325	ns
		10	110	175	-	-	ns
Clock to Data Available	^t CDA	5	225	325	225	325	ns
	Ī	10	110	175	-	-	ns
Clock to Overrun Error	tCOE	5	210	300	210	300	ns
		10	100	150	-	-	ns
Clock to Parity Error	^t CPE	5	240	375	240	375	ns
		10	120	175	-	-	ns
Clock to Framing Error	t _{CFE}	5	200	300	200	300	ns
-	0.2	10	100	150	-	-	ns

1. Typical values for $T_A = 25^{\circ}C$ and nominal voltages.

NOTES:




FIGURE 12. SERIAL DATA WORD FORMAT

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029